






Fig. 1. (a)SEM image of the DSET integrated with operating gate electrodes
without qubits. (b) The potential distributions of the DSET on the condition
of VG1= 1 V and the other electrodes grounded regarding.
qubits. We compared results of various polarised state with
each other and discussed sensitivities of MSETs to single
charge polarisations in qubits. We conﬁrmed that calculated
current-voltage characteristics of the DSETs were well agreed
with the experimental results reported in ref. [4].
III. SIMULATION RESULTS OF MULTIPLE SINGLE
ELECTRON TRANSISTOR
Figure 2(a) shows schematic top view of the double qubits
device with the DSET readout. The corresponding equivalent
circuit is shown in Fig. 2(b). Although cross-capacitances
are not shown for clarity in the ﬁgure, but are included in
the simulation. In Fig. 2(c), we show a calculated contour
plot of ID of the DSET as a function of VG1, and VG2 at
the source-drain bias VD of 500 µV for the state in which
Both of Qubit L and Qubit R have no polarisation(State C
in Fig. 2(d)). ID-VG2 characteristic at VG1= 1.95 V, the trace
along with the line shown in Fig. 2(c), is plotted in Fig. 2(e)
together with the results calculated for the states which has
different polarisations (See Fig. 2(d) in detail). Clear shifts
are identiﬁed for four individual states in which even only
single charge was transferred in each individual qubit. More
quantitatively, the results show the current difference of the
order of several tens pA among four different conﬁgurations
over the maximum DSETs current of around 0.5 nA. Such
current difference is certainly measurable experimentally as
demonstrated in Ref. [2]. If we choose the sense bias Vsen1=
2.96 V, we can distinguish state A or B from states C and
D, while states C and D can be distinguished at Vsen2 =
3.04 V. By using the DSET readout, therefore, we can clearly








































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 2. (a) Schematic top view of the device with the DSET as a readout.
(b) Equivalent circuit. (c) Contour plot of the simulated ID as a function of
VG1 and VG2 with VD = 500 µV. (d) Schematics of possible single-charge
polarised states on double qubits. (e) ID-VG2 characteristics for four different
polarised states at VG1= 1.95 V.
We extend our analysis to the scaled-up system of the TSET
which is schematically shown in Fig. 3(a). An equivalent
circuit we used for TSETs is shown in Fig. 3(b). The contour
plot of ID calculated for the TSETs as a function of VG1 and
VG2 with VD = 500 µV and VG3= 0 V is more complicated
than than that of the DSET as is shown in Fig. 3(c). This
is the results for State F in Fig. 3(d) where only the central
qubit, Qubit C is polarised downward and the rests have no
polarisation. We show in Fig. 3(e) ID-VG2 characteristics with
VD= 500 µV, VG1 = 1.0 V and VG3 = 0 V for the three single-















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 3. (a) Schematic top view of the device with the TSET as a readout.
(b) Equivalent circuit. (c) Contour plot of the simulated ID as a function of
VG1 and VG2 with VD= 500 µV. (d) Schematics of three typical polarised
states on triple qubits. (e) ID-VG2 characteristics for three different polarised
states at VG1= 1.0 V and VG3= 0 V.
are relatively difﬁcult to be distinguished one another. The
magnitude of the change in the peak currents is detectable,
especially at Vsen = 2.27 V and the ratios of the peak
current changes to the overall current level are similar to those
obtained for the DSET.
In general, the dependence of tunnel currents on multiple
gate voltages for our MSETs reﬂects the charge stability
diagram for the multiple charging islands. As seen both for
DSETs and TSETs, the single-charge polarization on the

























































Fig. 4. ((a): Schematic top view of a single-SET (conventional SET) with
two qubits, (b) ID-VG2 characteristics with VD= 500 µV.
curve in a certain direction in the multi-dimensional current -
voltage space. Rich domain structures seen for the current -
voltages characteristics allow us to detect such current shifts in
any directions. The characteristics for the DSETs and TSETs
are indeed suited for detecting the double and triple charge
qubits. If we detected the triple charge qubits by using the
DSETs, we would certainly lose some information due to
reduction of dimensionality. Here we show the results for the
double charge qubits with a single SET readout (Fig. 4). As
distances of two qubits relative to the charging island cannot
differ a lot for maintaining good sensitivity, the state D and C
shown in Fig. 2(d) are hardly discriminated. This issue could
not be solved even if another single-SET is introduced while
our DSETs can distinguish them clearly. It should be noted that
the advantage of the MSETs is quite universal and not affected
by the existence of any cross-capacitances. Furthermore, it will
also be increasingly difﬁcult to locate individual single-SETs
close to multiple qubits in terms of their physical layout. Our
method to detect multiple qubits by using the MSETs structure
may avoid the serious delay due to the multiple combination
of Controlled Not (CNOT) gate in quantum computation [10].
IV. OBSERVATION OF HYSTERESIS
Based on the design simulation, we fabricated devices in
which double qubits and the DSET were integrated together.
The devices were fabricated on the SOI substrate. Initially, SOI
layer thickness and buried oxide (BOX) layer thickness were
100 nm and 200 nm respectively. Phosphors at concentration
of 1019 cm−3 were doped into SOI layer. Repeated thermal
oxidation and wet etching process was carried out to reduce
the SOI thickness to 40 nm. Negative resist RD-2000N with
thickness of 60 nm was coated for electron-beam (EB) direct
writing. Two islands connected in series, two SET-gates (G1
and G2) and four qubit control gates (G3-G6) were patterned